Juan
Suardiaz Muro
Profesor Titular de Universidad

Juan Antonio
López
Publications by the researcher in collaboration with Juan Antonio López (1)
2009
-
Automatic generation of VHDL code from traditional ladder diagrams applying a model-driven engineering approach
IECON Proceedings (Industrial Electronics Conference)